



# United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO. FILING DATE		LING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
09/990,840 11/21/2001		1/21/2001	Peter Irma August Barri	RAL920000112US2	3016	
25299	7590	06/16/2004		EXAMINER		
IBM CORP		N	PEUGH, BRIAN R			
PO BOX 121 DEPT 9CCA		02	ART UNIT	PAPER NUMBER		
		LE PARK, NC 27	2187	1 1		
				DATE MAILED: 06/16/2004	11	

Please find below and/or attached an Office communication concerning this application or proceeding.

Se

•		Арр	lication No.	Applicant(s)						
Office Action Summary			990,840	BARRI ET AL.	OP .					
			miner	Art Unit						
			n R. Peugh	2187						
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply										
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.  - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.  - If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.  - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.  - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).										
Status										
2a)⊠ This acti 3)⊡ Since th	This action is FINAL. 2b) This action is non-final.									
Disposition of Cla	aims									
<ul> <li>4)  Claim(s) 1-9 and 24-34 is/are pending in the application.</li> <li>4a) Of the above claim(s) 29-32 is/are withdrawn from consideration.</li> <li>5)  Claim(s) is/are allowed.</li> <li>6)  Claim(s) 1-4,24-27,33 and 34 is/are rejected.</li> <li>7)  Claim(s) 5-9,28 is/are objected to.</li> <li>8)  Claim(s) are subject to restriction and/or election requirement.</li> </ul>										
Application Pape	rs									
<ul> <li>9) The specification is objected to by the Examiner.</li> <li>10) The drawing(s) filed on is/are: a) accepted or b) objected to by the Examiner.  Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).</li> <li>11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.</li> </ul>										
Priority under 35	U.S.C. § 119									
<ul> <li>12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).</li> <li>a) All b) Some * c) None of:</li> <li>1. Certified copies of the priority documents have been received.</li> <li>2. Certified copies of the priority documents have been received in Application No.</li> <li>3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).</li> <li>* See the attached detailed Office action for a list of the certified copies not received.</li> </ul>										
	person's Patent Drawing Review (P losure Statement(s) (PTO-1449 or I Date		Paper No	Summary (PTO-413) (s)/Mail Date Informal Patent Application (	PTO-152)					

Art Unit: 2187

#### **DETAILED ACTION**

### Response to Amendment

This Office Action is in response to applicant's communication filed April 2, 2004 in response to PTO Office Action dated December 5, 2003. The applicant's remarks and amendment to the specification and/or claims were considered with the results that follow.

Claims 1-9 and 24-34 have been presented for examination in this application. In response to the last Office Action, claim 23 has been canceled. Claims 29-34 have been added.

Newly submitted claims 29-32 are directed to an invention that lacks unity with the invention originally claimed for the following reasons: Parent claim 29 is specifically directed toward preventing data buffer underrun of a FAT pipe port, and would require a search of Class 710, subclass 52 for proper prosecution of the application.

Since applicant has received an action on the merits for the originally presented invention, this invention has been constructively elected by original presentation for prosecution on the merits. Accordingly, claims 29-32 are withdrawn from consideration as being directed to a nonelected invention. See 37 CFR 1.142(b) and MPEP § 821.03.

Art Unit: 2187

## Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(e) the invention was described in a patent granted on an application for patent by another filed in the United States before the invention thereof by the applicant for patent, or on an international application by another who has fulfilled the requirements of paragraphs (1), (2), and (4) of section 371(c) of this title before the invention thereof by the applicant for patent.

The changes made to 35 U.S.C. 102(e) by the American Inventors Protection Act of 1999 (AIPA) and the Intellectual Property and High Technology Technical Amendments Act of 2002 do not apply when the reference is a U.S. patent resulting directly or indirectly from an international application filed before November 29, 2000. Therefore, the prior art date of the reference is determined under 35 U.S.C. 102(e) prior to the amendment by the AIPA (pre-AIPA 35 U.S.C. 102(e)).

Claims 1-4, 25, 26, 33, and 34 are rejected under 35 U.S.C. 102(e) as being anticipated by Bass et al. (US# 6,460,120)

The applied reference has a common assignee with the instant application. Based upon the earlier effective U.S. filing date of the reference, it constitutes prior art under 35 U.S.C. 102(e). This rejection under 35 U.S.C. 102(e) might be overcome either by a showing under 37 CFR 1.132 that any invention disclosed but not claimed in the reference was derived from the inventor of this application and is thus not the invention "by another," or by an appropriate showing under 37 CFR 1.131.

Art Unit: 2187

Regarding claim 1, Bass et al. teaches, as seen in Figure 13, multiple (N) different memories such as DRAM memories. Each of these memories is attached to an associated one of the multiple (M) different buses, which inherently facilitate data movement according to a certain bandwidth. A plurality of arbiters (different memory controllers) are coupled to the multiple different memories, and these different memory controllers comprise the TSM Arbiter. The plurality of arbiters of the TSM Arbiter control the accessing of the memories, as well as the modes for accessing the memories. The memories can be set into two modes of operation (col. 24, lines 36-63). Bass et al. further teaches that the memories are logically divided into sub-memories, and that these sub-memories can be logically accessed simultaneously. The arbiter of Bass et al. allows for such accesses in the form of writes or read accesses (col. 25, lines 10-18). The access vector as claimed refers to the logical address translation for data from the memory that must inherently occur due to the logical division of the memories and the associated logical simultaneous access. Although the Bass et al. reference does not specifically recite bandwidth in terms of the busses and memories, Bass et al. teaches that data can be read from the memories, which would inherently mean that the data travels at some speed relative to the bandwidth of the busses. Since Bass et al. also teaches that multiple memories may be read from simultaneously, the multiple pieces of data will be read over the multiple buses at the same time. Thus, total bandwidth of all of the separate busses related to the simultaneous read access is inherently greater than the bandwidth of an individual bus in the Bass et al. invention.

Art Unit: 2187

Regarding claim 2, Bass et al. teaches that the first mode may be a **read mode**, which is a sub-section of the TDM-mode in the form of read-only (col. 24, lines 59-63).

Regarding claim 3, Bass et al. teaches that the memory options may include multi-bank **DDR DRAM** (col. 9, lines 46-48).

Regarding claim 4, Bass et al. teaches partitioning the memory into at least four banks with a buffer spread across the four banks (col. 9, lines 55-60).

Regarding claim 25, Bass et al. teaches, as seen in Figure 13, multiple (N) different memories such as DRAM memories. Each of these memories is attached to an associated one of the multiple (M) different buses, which inherently facilitate data movement according to a certain bandwidth. A plurality of arbiters (different memory controllers) are coupled to the multiple different memories, and these different memory controllers comprise the TSM Arbiter. The arbiters of the TSM Arbiter control the accessing of the memories, as well as the modes for accessing the memories. The memories can be set into two modes of operation (col. 24, lines 36-63). Bass et al. further teaches that the memories are logically divided into sub-memories, and that these sub-memories can be logically accessed simultaneously. The arbiter of Bass et al. allows for such accesses in the form of writes or read accesses (col. 25, lines 10-18).

Regarding claim 26, although the Bass et al. reference does not specifically recite bandwidth in terms of the busses and memories, Bass et al. teaches that data can be read from the memories, which would inherently mean that the data travels at

some speed relative to the bandwidth of the busses. Since Bass et al. also teaches that multiple memories may be read from simultaneously, the multiple pieces of data will be read over the multiple buses at the same time. Thus, total bandwidth of all of the activated separate busses related to the simultaneous read access is inherently greater than the bandwidth of an individual bus in the Bass et al. invention.

Regarding claim 33, Bass et al. teaches, as seen in Figure 13, multiple (N) **different memories** such as DRAM memories. The DRAMs are divided (partitioned) into multiple sectors (submemories). Each of these memories is attached to an associated one of the multiple (M) different buses, which inherently facilitate data movement according to a certain bandwidth. Bass et al. teaches partitioning the memory into at least four banks with a buffer spread across the four banks (col. 9, lines 55-60). A plurality of arbiters (memory controllers) are coupled to the multiple different memories, and these different memory controllers comprise the TSM Arbiter. The plurality of arbiters of the TSM Arbiter control the accessing of the memories, as well as the modes for accessing the memories. The memories can be set into two modes of operation (col. 24, lines 36-63;). Bass et al. further teaches that the memories are logically divided into sub-memories, and that these sub-memories can be logically accessed simultaneously. The arbiter of Bass et al. allows for such write control signals for accesses in the form of writes or read accesses (col. 25, lines 5-31).

Art Unit: 2187

Regarding claim 34, The TSM Arbiter responds to a **read signal** for read accesses from any (**another**) **of the at least two of said N different memory** elements (col. 5, lines 25-31).

### Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claim 24 is rejected under 35 U.S.C. 103(a) as being obvious over Bartoldus et al. (US# 6,560,227) in view of Bass et al. (US# 6,460,120).

The applied reference has a common assignee with the instant application. Based upon the earlier effective U.S. filing date of the reference, it constitutes prior art only under 35 U.S.C. 102(e). This rejection under 35 U.S.C. 103(a) might be overcome by: (1) a showing under 37 CFR 1.132 that any invention disclosed but not claimed in the reference was derived from the inventor of this application and is thus not an invention "by another"; (2) a showing of a date of invention for the claimed subject matter of the application which corresponds to subject matter disclosed but not claimed in the reference, prior to the effective U.S. filing date of the reference under 37 CFR 1.131; or (3) an oath or declaration under 37 CFR 1.130 stating that the application and reference are currently owned by the same party and that the inventor named in the

Art Unit: 2187

application is the prior inventor under 35 U.S.C. 104, together with a terminal disclaimer in accordance with 37 CFR 1.321(c). For applications filed on or after November 29, 1999, this rejection might also be overcome by showing that the subject matter of the reference and the claimed invention were, at the time the invention was made, owned by the same person or subject to an obligation of assignment to the same person. See MPEP § 706.02(I)(1) and § 706.02(I)(2).

Bartoldus et al., teaches a chip (controller) for partitioning a frame into at least two parts (segments), where the segments are stored in N sets of 74 byte ping pong buffers (plurality of memory elements) (col. 2, lines 12-20). The segments are (adjoining) parts of the same frame, where the frame is sent over various LAN switches (communication device) and routing devices (col. 2, lines 1-11).

The difference between the claimed subject matter and that of Bartoldus et al., disclosed supra, is that claim 24 recites that an arbiter, in response to a request, causes data (parts) to be read simultaneously from the memory elements over separate busses.

Regarding claim 24, Bass et al. teaches, as seen in Figure 13, multiple (N) different memories such as DRAM memories. Each of these memories is attached to an associated one of the multiple (M) different buses, which inherently facilitate data movement according to a certain bandwidth. A plurality of arbiters (different memory controllers) are coupled to the multiple different memories, and these different memory controllers comprise the TSM Arbiter. The arbiters of the TSM Arbiter control the

accessing of the memories, as well as the modes for accessing the memories. The memories can be **set into two modes of operation** (col. 24, lines 36-63). Bass et al. further teaches that the memories are logically divided into sub-memories, and that these sub-memories can be logically **accessed simultaneously**. The arbiter of Bass et al. allows for such accesses in the form of writes or **read accesses** (col. 25, lines 10-18).

Therefore it would have been obvious to one of ordinary skill in the art having the teachings of Bartoldus et al. and Bass et al. before him at the time the invention was made to modify the network system of Bartoldus et al. to include the simultaneous access memories of Bass et al., because then the requested data could be retrieved from the memories in a quicker fashion and use less processing cycles.

Claim 27 is rejected under 35 U.S.C. 103(a) as being obvious over Bartoldus et al. (US# 6,560,227) in view of Bass et al. (US# 6,460,120) and Applicant's Admitted Prior Art (AAPA).

The applied reference has a common assignee with the instant application.

Based upon the earlier effective U.S. filing date of the reference, it constitutes prior art only under 35 U.S.C. 102(e). This rejection under 35 U.S.C. 103(a) might be overcome by: (1) a showing under 37 CFR 1.132 that any invention disclosed but not claimed in the reference was derived from the inventor of this application and is thus not an invention "by another"; (2) a showing of a date of invention for the claimed subject

Art Unit: 2187

matter of the application which corresponds to subject matter disclosed but not claimed in the reference, prior to the effective U.S. filing date of the reference under 37 CFR 1.131; or (3) an oath or declaration under 37 CFR 1.130 stating that the application and reference are currently owned by the same party and that the inventor named in the application is the prior inventor under 35 U.S.C. 104, together with a terminal disclaimer in accordance with 37 CFR 1.321(c). For applications filed on or after November 29, 1999, this rejection might also be overcome by showing that the subject matter of the reference and the claimed invention were, at the time the invention was made, owned by the same person or subject to an obligation of assignment to the same person. See MPEP § 706.02(I)(1) and § 706.02(I)(2).

Bartoldus et al., teaches a chip (controller) for partitioning a frame into at least two parts (segments), where the segments are stored in N sets of 74 byte ping pong buffers (plurality of memory elements) (col. 2, lines 12-20). The segments are (adjoining) parts of the same frame, where the frame is sent over various LAN switches (communication device) and routing devices (col. 2, lines 1-11).

The difference between the claimed subject matter and that of Bartoldus et al., disclosed supra, is that claim 27 recites simultaneously reading data from multiple memories where the total bandwidth output from the memories matches the bandwidth of a FAT pipe port on a communication device.

Regarding claim 27, Bass et al. teaches, as seen in Figure 13, **multiple (N) different memories** such as DRAM memories. Each of these memories is attached to

Art Unit: 2187

an associated one of the multiple (M) different buses, which inherently facilitate data movement according to a certain bandwidth. A plurality of arbiters (different memory controllers) are coupled to the multiple different memories, and these different memory controllers comprise the TSM Arbiter. The arbiters of the TSM Arbiter control the accessing of the memories, as well as the modes for accessing the memories. The memories can be set into two modes of operation (col. 24, lines 36-63). Bass et al. further teaches that the memories are logically divided into sub-memories, and that these sub-memories can be logically accessed simultaneously. The arbiter of Bass et al. allows for such accesses in the form of writes or read accesses (col. 25, lines 10-18), where the read accesses are part of a read window. Although the Bass et al. reference does not specifically recite bandwidth in terms of the busses and memories, Bass et al. teaches that data can be read from the memories, which would inherently mean that the data travels at some speed relative to the bandwidth of the busses.

AAPA teaches that **FAT pipes** are high bandwidth channels for transmitting large amounts of data, and can be included in high-speed storage subsystems (page 2, lines 6-10).

Therefore it would have been obvious to one of ordinary skill in the art having the teachings of Bartoldus et al., Bass et al., and AAPA before him at the time the invention was made to modify the network system of Bartoldus et al. to include the simultaneous access memories of Bass et al. and FAT pipe bandwidth of AAPA, because then the requested data could be retrieved from the memories in a quicker fashion and use less processing cycles according to the simultaneous access and FAT pipe features.

# Allowable Subject Matter

Claims 5-9 and 28 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

#### Conclusion

Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Brian R. Peugh whose telephone number is 703-306-5843. The examiner can normally be reached on Monday-Thursday from 7:00am to

Art Unit: 2187

4:30pm. The examiner can also be reached on alternate Friday's from 7:00am to 4:30pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Donald Sparks, can be reached on (703) 308-1756. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is 703-305-9600.

DS/BRF

Donald Sparks

Supervisory Patent Examiner

Art Unit 2187

June 9, 2004